Despite the great number of exciting applications for chip-scale, impedance-based sensor arrays, almost no on-chip instrumentation circuitry exists to support such systems. This void is inhibiting further research with many nanotechnology sensors and impeding the full potential of many related applications. This paper outlines the key requirements for instrumentation circuitry to measure the complex impedance of sensor arrays. It analyzes the three most likely approaches for filling this void: FFT, FRA, and a recently introduced rapid FRA system. The requirements and tradeoffs in the on-chip realization of each approach are presented, and the rapid FRA method is shown to provide the best combination of speed and hardware simplicity.
INTRODUCTION
The evolution of microsensor technologies has demonstrated the performance advantages derived from chipscale integration of transducers and circuitry to measure their responses. A wide range of sensor readout circuits have been developed, particularly for capacitive, and resistive sensors. However, many new and emerging transducers rely on impedance spectroscopy (IS) to evaluate their activity, including sensors based on enzymes, antigens/ antibodies. and DNA. [1] [2] [3] For example, techniques have been developed to form sensors with high specificity by embedding proteins into lipid bilayer membranes (BLM) tethered to gold electrodes. 4 While devices like these hold great promise in many healthcare and scientific analysis applications, to date there have been only rudimentary efforts to explore chip-scale implementation of IS measurement systems. 5 As researchers continue to rely on expensive and bulky tabletop equipment to perform IS, the fabrication of IS-based transducers is maturing to the point where high density arrays are being or will soon be generated. For example, in tethered BLM sensors, a wide variety of membrane proteins could be placed into an array for multi-analyte detection and measurement redundancy. Similar possibilities exist for DNA arrays; by placing hundreds of single-stranded DNA receptor molecules in an array, DNA samples can be rapidly investigated. 6 Small * Corresponding author; E-mail: rairighd@egr.msu.edu vapor phase gas sensors also exist 7 8 and show potential for high density array implementation. However, the development of high performance integrated microsystems based on these transducers is impeded by the complete absence of chip-scale IS measurement circuits. Furthermore, the trend toward high density sensor arrays forces even more demanding speed and hardware efficiency design constraints on IS interface chips.
IS READOUT REQUIREMENTS
Some non-IS instrumentation has been developed to support arrays. 6 9 However these systems gather much less data than IS measurements require. A few single sensor IS systems exist, 5 but only one recently introduced approach 10 specifically targets high density arrays. An analysis of possible solutions to the unique challenges encountered in developing chip-scale IS circuits for high-density sensor arrays is presented in this paper. It begins by examining the following five interdependent requirements that IS instrumentation must meet to enable next-generation IS array microsystems.
(1) The data must be processed or compressed before being sent off-chip. Currently, almost all chip-based IS sensors operate by sending the raw sensor data off chip for computer processing. This is not feasible for array-based sensors. Due to chip padframe limitations, it is impractical for each sensor to be given its own pin on a chip. Even if an adequate number of chip pins could be delegated to sensor outputs, uploading hundreds of data channels is not practical; the largest known data acquisition card has only 80 input channels.
11 Instead, the data should be, at least partially, processed on chip so that meaningful information rather than raw data can be sent off chip. For example, a combination of signal amplification and multiplexing could permit many channels to share fewer output pins without severely compromising the speed, power, and size of the interface chip. In addition to solving signal constraints, on-chip processing eliminates the noise typically coupled into off-chip transmission lines, reduces system cost, and enables the realization of portable sensor systems.
(2) Arrays require more than a single signal conditioning unit. Due to on-chip leakage currents, some degree of signal conditioning or amplification must be done within each pixel of the array (or within a small set of pixels). The typical effective leakage current in a modern CMOS integrated circuit process is on the order of 10 pA. 12 When multiplied by more than a hundred pixels the total leakage, at a multiplexer output for instance, would begin to approach the sensor response magnitude. To overcome these error sources, the sensor outputs must be immediately translated into larger magnitude signals. This can be accomplished by performing signal processing at each pixel or by including an amplifier for each pixel. In either case, a large portion of the chip area will be consumed by pixel conditioning circuitry. (3) The system must be very hardware efficient. Chip real estate for an IS system will be severely limited because (1) extensive signal conditioning circuitry is required at each sensor pixel (as derived from the two requirements above) and, (2) circuit blocks will typically require more area for signal routing because the top CMOS metal must be reserved to interface with the on-chip transducers. As a result, all components of the IS solution must be very hardware efficient, and inefficient components must be eliminated from consideration. (4) The system must be fast. The IS circuitry must be capable of measuring hundreds of sensors in a reasonably short amount of time. If the environment being measured changes while the array is still being scanned, the results are invalid because different sensors were responding to different environments. Although the actual speed is application dependent, for most biological and chemical phenomena a reasonable rule of thumb is, within a few seconds. As a result, some IS techniques that work for single sensors may not be applicable to array applications unless the processing can be performed at each pixel without jeopardizing the hardware efficiency requirement. Alternatively, data could conceivably be quickly sampled, digitized, and stored on-chip for subsequent signal processing, but this would require a tremendous amount of memory and chip real estate. (5) The system must capture the entire complex response of the sensor. The useful information for different sensors is encoded into different aspects of the complex IS response. Thus, the IS system must capture the complete response, i.e., both amplitude and phase (or real and imaginary) values, over a wide range of frequencies. The limited efforts that have been made to put array processing capabilities into a chip platform, 6 9 do not meet this requirement and only gather amplitude information or measure the DC response in non-IS tests.
ANALYSIS OF IS READOUT APPROACHES
There are two approaches commonly used for IS that can be evaluated with respect to these five design requirements. The first uses a wide band stimulus and the Fast Fourier Transform (FFT) algorithm. The second system stimulates the sensor one frequency at a time and uses a simple hardware-based algorithm to isolate the real and imaginary values; this method will be referred to as the Frequency Response Analyzer (FRA). One new method, which is a more rapid form of the FRA approach, will also be reviewed here. All three methods will be analyzed for use with a model 100-element sensor array interrogated over a 1 Hz to 10 kHz range relevant to many typical IS-based biological and chemical sensors.
The FFT method has been very popular for low density sensors. [13] [14] [15] The FFT method, illustrated in Figure 1 , operates by applying a stimulus with wide frequency content, such as a pulse or step, to the sensor. The response of the sensor is digitized and transmitted to a digital signal processor (DSP), where the FFT algorithm can be applied to extract each frequency component that is subsequently analyzed. Also, for single sensor systems, FFT has the advantage of interrogation speed, 16 because data at all frequencies is captured at once, and signal analysis can easily be implemented with only an analog-to-digital converter (ADC) and a digital signal processor (DSP). However, when applied to high density arrays, FFT interrogation, and signal analysis speeds become more constraining. To measure responses down to the single hertz range, data must be sampled for a second or more. Thus to individually stimulate and measure each pixel sequentially in the 100-element model array would require nearly two minutes. Because the system being measured could easily change within that timeframe, the FFT method is prohibitively slow when applied sequentially. As a result, it is necessary for each pixel (or small set of pixels) to have its own ADC that samples the array in parallel and writes data to memory. This reduces the interrogation speed constraint but introduces a memory bottleneck. Applying FFT over the model frequency range (1 Hz-10 kHz) would require sampling for 1 sec at 20 kHz, generating 20 kilobytes (kB) of data for each pixel (assuming a resolution of 8 bits) and requiring a few megabytes of memory for the model 100-pixel array. Given that memory density can not be optimized in the CMOS process required for the mixedsignal sensor readout circuitry, memory demands are prohibitive with the FFT method. For example, based on empirical studies of a custom design DRAM in 0.18 m CMOS, the memory alone would require over 100 mm 2 . While design improvements and more advanced process technologies might allow the required memory to fit within a cost-effective sensor array chip, the system also requires an on-chip array of ADCs and a DSP. If the DSP were moved off the sensor array chip to reduce its area and cost, the time to transmit large data packets must be considered. Even at baud rates as high as a megabit per second, over 16 seconds are needed to offload the information for the array. Finally, it should be noted that to process the tremendous amount of information for the FFT on a sensor array, considerable time (several seconds) must be allotted to process data, thus limiting the overall sensor array scanning period to a minute or more.
The amount of data required for the FFT method of IS measurement can be drastically reduced using more efficient logarithmic time sampling. 17 With this method, instead of sampling at a constant rate, samples are taken at logarithmic steps and produce frequency steps that are also logarithmically spaced. For our model system, the 120 frequency points could be measured with 150 time samples (using an exponential step, , of 1/30). Thus, each pixel would only generate 150 bytes of data. Even though this drastically reduces the memory required, it would still likely require an off chip DSP unit due to the area required for all ADC's and memory.
In contrast to FFT, the FRA method has the advantage of a relatively simple hardware implementation. As illustrated in Figure 2 , the FRA uses a split phase excitation source to generate sine and cosine waves. The sensor is stimulated with the sine wave, and its response is then multiplied by both the sine and cosine signals. The DC portion of the resulting signal represents the real and imaginary response of the sensor. To remove all unnecessary AC components from the signal, an integrator (integrating amplifier) is typically used. The hardware multipliers and integrators for FRA are relatively easy to implement on chip, and the simple sine wave stimulus is often readily available on a sensor system.
The drawback of the FRA system is that it is slow. Because each frequency must be measured separately, the total measurement time is the sum of a series of measurements (one for every frequency sample). Additionally, to get a good DC value (without AC interference), the signal must be integrated for multiple periods of the excitation source. At low frequencies, this means a single measurement can take multiple seconds. With the same frequency steps used in the logarithmic FFT method, integrating each frequency for two signal periods would take over 27 sec. Because each frequency decade being measured takes a tenth of the time of the previous decade (as frequency increases), the FRA method is not well suited to sensor responses with low frequency content, but higher frequency systems can be processed more rapidly. The speed limitation of the FRA system requires processing to be done on a per pixel bases so that the sensor array can be processed in parallel. As a result, the FRA system is best implemented in the analog domain. Single pixel systems can be realized using extremely compact analog multipliers and integrators. However, if there were only one FRA circuit for the entire array, the total measurement time would approach an hour.
A new method that has been proposed 10 reformulates the FRA approach to eliminate the need for an integrator and thus significantly reduce sampling time. As shown in Figure 3 , this new "rapid FRA" approach relies on two identical sensors responding to dual phase excitation signals in a way that inherently extracts DC values and removes AC interference. The real and imaginary components can be directly computed in sequence using a single configurable hardware block that redirects the multiplier inputs and implements either a signal summation or a signal subtraction, depending on which of the complex impedance components is being resolved. Because the output of this rapid FRA system is independent of excitation signal frequency, the computation time is constant and the system can process the entire spectrum very rapidly. Assuming the 20 ms worst-case response time of the rapid FRA system is needed to compute a result at each stimulus frequency, a pixel of the model sensor array can be measured over the 1 Hz to 10 kHz spectrum (with logarithmic sampling, 30 points/decade) in 2.4 sec. With a few
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Analysis of On-Chip Impedance Spectroscopy Methodologies for Sensor Arrays improvements to the circuit, the average response time could be reduced by an order of magnitude, in which case the rapid FRA method could measure the model 100-element array in 24 sec, roughly the same time required for traditional FRA to measure the array. Furthermore, when excitation frequencies drop below 1 Hz, as required by many sensors, the FRA method becomes exponentially slower and the constant measurement time of the rapid FRA method becomes increasingly beneficial. For example, if the frequency spectrum were shifted down a decade, the FFT method would require 10 sec to stimulate the model array, the FRA method would require over 4.5 min, but the rapid FRA method would remain at a constant 24 sec to measure the entire array. With further improvements in this recently introduced rapid FRA method, it appears likely the circuit could be miniaturized to implement a readout block for each array pixel, bringing readout time to less than 1 sec without the need for extensive postprocessing as required by the FFT approach. Although many impedance-based sensors demand a full spectral analysis, others only require data from one or a few key frequencies where a specific element of interest within the sensor's R-C model dominates the response. For example, in tethered membrane sensors using ion channel proteins, only the membrane resistance within its four-component R-C model is of interest for sensor applications. 10 This resistance relates to the opening and closing of the ion channel recognition elements and dominates the real component of frequency response in the 1-100 Hz range, as shown in Figure 4 . This simulated response also demonstrates that the activity of some sensors can be characterized by only the real or imaginary component, with the real component clearly distinguishing the membrane resistance in this case. For such sensors, an analysis method such as FRA, which can efficiently analyze only a subset of the frequency spectrum, could have clear advantage in measurement speed relative to the FFT method that inherently processes the full spectrum.
COMPARISON RESULTS
The three approaches for on-chip IS measurement of sensor arrays that were analyzed above, FFT, FRA, and rapid FRA, are qualitatively compared in Figure 5 , which plots the relative speed of each method on the x-axis and the relative hardware complexity (which directly impacts chip size and manufacturing cost) on the y-axis. Methods close to the origin, like FFT, are both slow and complex and are thus the least desirable for on-chip sensor arrays. Figure 5 shows that logarithmic FFT provides the highest speed but suffers from hardware complexity, while the FRA method has low complexity at the cost of reduced speed. In comparison, the new rapid FRA method offers the best combination of speed and circuit complexity for realizing impedance based sensor arrays. It furthermore has an inherent capability to sample sensors at only specific frequencies or to measure only the real or imaginary 
CONCLUSION
In conclusion, many new technologies suitable for sensor arrays can not be implemented as on-chip systems because they require IS measurements for which no chip-scale circuitry exists. The circuit requirements for on-chip IS evaluation have been described, and three viable methods for realizing on-chip IS have been described, analyzed, and compared. Based on application constraints in measurement speed and hardware complexity, all three are feasible solutions. Traditional FFT and FRA methods can be implemented at the chip scale but suffer a tradeoff between speed and complexity. The newly introduced rapid FRA method has an advantage of combining good speed and low complexity, but it is neither as fast as FFT nor as simple as FRA. The rapid FRA method is increasingly preferable at sub-Hertz frequencies and permits only specific IS components to be measured to increase speed.
